



TET ESTEL AS
ESTONIA

**April
2014**

**Series
T553-800**

**Phase Control Press-Pack
Thyristor
Type T553-800**

Distributed amplifying gate
Designed for traction and industrial applications

Maximum mean on-state current	I _{TAV}	800 A
Maximum repetitive peak off-state and reverse voltage	U _{DRM}	3400 ÷ 4200 V
Turn-off time	t _q	250; 320, 400; 500 µs
U _{DRM} , U _{RRM} , V	3400	3600
Voltage code	34	36
Tvj, °C	- 60 ÷ 125	

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	T553-800	Conditions
I _{TAV}	Mean on-state current	A	800 1140	Tc=84 °C, Tc=55 °C, 180° half-sine wave, 50 Hz
I _{TRMS}	RMS on-state current	A	1255	Tc=84 °C
I _{TSM}	Surge on-state current	kA	15 16,5	Tvj=125°C Tvj=25°C
I ² t	Limiting load integral	kA ² s	1125 1360	Tvj=125°C Tvj=25°C
U _{DRM} , U _{RRM}	Repetitive peak off-state and reverse voltage	V	3400÷4200	Tj min≤Tvj≤Tjm 180° half-sine wave, 50 Hz Gate open
U _{DSM} , U _{RSM}	Non-repetitive peak off-state and reverse voltage	V	3500÷4300	Tj min≤Tvj≤Tjm 180° half-sine wave tp=10 ms, Single pulse Gate open
(di _T /dt) crit	Critical rate of rise of on-state current : non - repetitive repetitive	A/µs	630 320	Tvj=125°C ; Ud=0,67 U _{DRM} , Gate pulse : 10V, 5 Ω, 1µs rise time, 10 µs
U _{RGm}	Peak reverse gate voltage	V	5	Tj min≤Tvj≤Tjm
T _{stg}	Storage temperature	°C	-60÷80	
Tvj	Junction temperature	°C	-60÷125	


CHARACTERISTICS

U _{TM}	Peak on-state voltage	V	2,6	Tvj=25°C, Itm=3,14 Itav
U _{T(TO)}	Threshold voltage	V	1,3	Tvj=125°C
R _T	On-state slope resistance	mΩ	0,58	1,57 Itav < It < 4,71 Itav
I _{DRM} I _{RRM}	Repetitive peak off-state and reverse current	mA	100 100	Tvj=125°C, UD = U _{DRM} UR = U _{RRM}

CHARACTERISTICS				
Symbols and parameters		Units	T553-800	Conditions
I _L	Latching current	A	6	T _{VJ} =25°C, U _D =12V Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs
I _H	Holding current	A	1,0	T _{VJ} =25°C, U _D =12V, Gate open
U _{GT}	Gate trigger direct voltage	V	2,5 5,0	T _{VJ} =25°C, T _{VJ} =-60°C UD=12V
I _{GT}	Gate trigger direct current	A	0,3 0,85	T _{VJ} =25°C, T _{VJ} =-60°C
U _{GD}	Gate non-trigger direct voltage	V	0,25	T _{VJ} =125°C, UD = 0,67 U _{DRM} Direct gate current
I _{GD}	Gate non-trigger direct current	mA	10	
t _{gd}	Delay time	μs	4,0	T _{VJ} =25°C, UD=500V IT _M = 800 A
t _{gt}	Turn-on time	μs	14	Gate pulse : 10V, 5Ω, 1 μs rise time, 10μs
t _q	Turn-off time	μs	250÷500	T _{VJ} =125°C, IT _M =800 A di _R /dt=10 A/μs, U _R =100V UD = 0,67 U _{DRM} du _D /dt=50 V/μs
Q _{rr}	Recovered charge	μC	2900	T _{VJ} =125°C, IT _M =800 A dir/dt=10 A/μs, UR=100V
t _{rr}	Reverse recovery time	μs	38	
I _{RRM}	Peak reverse recovery current	A	153	
(dU _D /dt) _{crit}	Critical rate of rise of off-state voltage	V/μs	500 1000	
R _{thjc}	Thermal resistance junction to case	°C/W	0,021	Direct current, double side cooled

ORDERING						
	T	553	800	40	7	1
	1	2	3	4	5	6

- Phase control thyristor.
- Design version.
- Mean on-state current, A.
- Voltage code (40=4000 V).
- Critical rate of rise of off-state voltage ($6 \geq 500 \text{ V}/\mu\text{s}$, $7 \geq 1000 \text{ V}/\mu\text{s}$).
- Group of turn-off time ($\text{du}_D/\text{dt}=50 \text{ V}/\mu\text{s}$, $1 \leq 500 \mu\text{s}$, $H2 \leq 400 \mu\text{s}$, $K2 \leq 320 \mu\text{s}$, $2 \leq 250 \mu\text{s}$).



Mounting force : 19 ÷ 28 kN
Weight : 580 grams